

Notice of Allowability

Application No.

10/670,529

Examiner

Kiesha L. Rose

Applicant(s)

ARAI, NORIHISA

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. ☒ This communication is responsive to 10/20/05.
2. ☒ The allowed claim(s) is/are 18-20,22-25 and 27-32.
3. ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) ☒ All b) ☐ Some* c) ☐ None of the:
 1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

* Certified copies not received: _____.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.
THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.

4. ☐ A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
 5. ☐ CORRECTED DRAWINGS (as "replacement sheets") must be submitted.
 - (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
 - 1) ☐ hereto or 2) ☐ to Paper No./Mail Date _____.
 - (b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date _____.
- Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
6. ☐ DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Attachment(s)

- | | |
|---|---|
| 1. <input type="checkbox"/> Notice of References Cited (PTO-892) | 5. <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 2. <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 6. <input type="checkbox"/> Interview Summary (PTO-413),
Paper No./Mail Date _____ |
| 3. <input type="checkbox"/> Information Disclosure Statements (PTO-1449 or PTO/SB/08),
Paper No./Mail Date _____ | 7. <input checked="" type="checkbox"/> Examiner's Amendment/Comment |
| 4. <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit
of Biological Material | 8. <input checked="" type="checkbox"/> Examiner's Statement of Reasons for Allowance |
| | 9. <input type="checkbox"/> Other _____ |

EXAMINER'S AMENDMENT

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Ed Tracy on January 19, 2006.

The application has been amended as follows:

Title:

Semiconductor Device Including Impurities in Substrate via MOS Transistor Gate Electrode and Gate Insulation Film

Claims:

Claims 21 and 26 are cancelled.

Claim 19

A semiconductor device comprising: a semiconductor substrate; a gate insulation film formed on an element forming region of the semiconductor substrate; a channel region formed in the element forming region beneath the gate insulation film, the channel region being doped with impurities of a predetermined conductivity type; a gate electrode formed on the gate insulation film, the gate electrode including a first conductive film formed on the gate insulation film and a second conductive film formed

Art Unit: 2822

on the first conductive film; and a shallow trench isolation film formed in an element isolation region of the semiconductor substrate; wherein the shallow trench isolation film, the gate insulation film and the first conductive film are doped with the same impurities as those doped in the channel region, **wherein the impurities are boron.**

Claim 24

A semiconductor device comprising: a semiconductor substrate including a first conductivity type transistor forming area and a second conductivity type transistor forming area; a first gate insulation film formed on the first conductivity type transistor forming area, a second gate insulation film formed on the second conductivity type transistor forming area; shallow trench isolation films formed in the first and second conductivity type transistor forming areas; a channel region formed in each of the first and second conductive type transistor forming areas beneath the first and second gate insulation films, the channel region being doped with impurities of a predetermined conductivity type; and gate electrodes formed on the first and second gate insulation films, respectively, at least one of the gate electrodes including a first conductive film formed on the first or second gate insulation film and a second conductive film formed on the first conductive film; wherein at least the shallow trench isolation films, the first gate insulation film and the first conductive film are doped with the same impurities as those doped in the channel region, **where the impurities are boron.**

Allowable Subject Matter

Claims 18-20,22-25 and 27-32 are allowed.

Art Unit: 2822

The following is an examiner's statement of reasons for allowance: Claims 18-20,22-25 and 27-32 are allowable because prior art does not show alone or in combination along with the limitations of the independent claims such as the shallow trench isolation films, the first gate insulation film and the first conductive film are doped with the same impurities as those doped in the channel region, where the impurities are boron.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kiesha L. Rose whose telephone number is 571-272-1844. The examiner can normally be reached on T-F 8:30-6:00 off Mondays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KR
KLR


ZANDRA V. SMITH
SUPERVISORY PATENT EXAMINER
20 Jan. 2006